

# LT8668SX --- Product Brief

## High Definition Display Controller

### 1. Features

#### ● USB Type-C

- Compliant with VESA DisplayPort alt mode on USB Type-C standard 1.0
- Compliant with USB power delivery specification 3.0
- Compliant with USB Type-C cable and connector specification 1.3
- Built-in dual CC controllers for charger and normal communication
- Data roles supported: DFP, UFP and DRP
- Power roles supported: source and sink
- Support USB Billboard function

#### ● DP1.2a Receiver

- Compliant with DisplayPort specification 1.2a for 1.62Gbps, 2.7Gbps, 5.4Gbps
- Compliant Embedded DisplayPort specification version 1.4
- Support DisplayPort 1/2/4 lanes
- Support HDCP 1.3/2.2/2.3
- Support HDCP repeater
- Support 4K@60Hz
- Support HDR10
- Support ASSR for eDP

#### ● HDMI2.0 Receiver

- Compliant with HDMI2.0b, HDMI1.4 and DV11.0
- Data rate up to 6Gbps
- Support HDCP 1.4/2.2/2.3
- Support HDCP repeater
- Support 4K@60Hz
- Support HDR10
- Support CEC

#### ● DP1.2a Transmitter

- Compliant with DisplayPort specification 1.2a for 1.62Gbps, 2.7Gbps, 5.4Gbps
- Compliant Embedded DisplayPort specification

version 1.4

- Support DisplayPort 1/2/4 lanes
- Support HDCP 1.3/2.2/2.3
- Support HDCP repeater
- Support 4K@60Hz
- Support HDR10
- Support ASSR for eDP

#### ● HDMI2.0 Transmitter

- Compliant with HDMI2.0b, HDMI1.4 and DV11.0
- Data rate up to 6Gbps
- Support HDCP 1.4/2.2/2.3
- Support HDCP repeater
- Support 4K@60Hz
- Support HDR10
- Support CEC

#### ● Four-Port LVDS Transmitter

- Compatible with VESA and JEIDA standard
- Support 1/2/4 configurable ports
- 1 Clock lane and 3/4/5 configurable data lanes per port
- Data rate up to 1.2Gbps per data lane
- Support 4K@60Hz
- Programmable transmitter swing
- Support SSC

#### ● Four-Port MIPI® DSI/CSI Transmitter

- Compliant with D-PHY1.2 & DSI 1.3 & CSI-2 1.3, 1 clock lane, and 1/2/3/4 configurable data lanes, , and 8 configurable data lanes only for CSI, 2.5Gbps per data lane
- Compliant with C-PHY1.0 & DSI-2 1.0 & CSI-2 2.0, 1/2/3 configurable data lanes, 5.7Gbps per data lane
- Support 1/2/4 configurable ports and only 1 port for CSI D-PHY 8lanes mode
- Support 4K@60Hz
- Support overlap mode
- DSI Support 16/20/24-bit YCbCr4:2:2, 24/30-bit RGB

- CSI Support RGB888/666, YUV422 8/10bit, YUV420 8bit(legacy)
- Video stream copy mode for each port
- **eDP 1.4/ eDPx Transmitter**
  - Compliant Embedded DisplayPort specification version 1.4
  - Support resolution up to 4K@60Hz
  - Support RGB/YUV 8/10-bit
  - Support eDP transmitter up to 8 lane with 5.4Gbps link rate
  - Support 8 pairs eDPx @3Gbps interface
  - Support ASSR for eDP
  - Support SSC
- **Video Process**
  - Vertical blanking interval expansion
  - Video format conversion for I to P
  - Rotate 90, 270 degree
  - Frame rate control function
  - 3D format conversion: frame packing 3D to side by side 3D
  - Gamma and LUM adjustment
  - Zoom scaling up and down
  - Support font-based and bit-map OSD
- **Digital Audio Output**
  - I2S interface supports up to 8-channel audio, with sample rates of 32~192 KHz and sample sizes of 16~24 bits
  - SPDIF interface supports PCM, Dolby digital, DTS digital audio at up to 192KHz frame rate
  - Compliant with IEC60958 or IEC61937
- **Miscellaneous**
  - VESA DSC v1.2a decode and encode support up to 4K@60Hz
  - CSC: RGB <-> YUV444 <-> YUV422<-> YUV420
  - Integrated 100/400KHz I2C slave
  - External oscillator 25MHz, +/-100ppm
  - Integrated microprocessor
  - Embedded SPI flash for firmware and HDCP keys
  - Support backlight control
  - Firmware update through SPI or I2C or USB interface
  - Power supply: 3.3V , 1.1V and 1.8V
  - External LPDDR4 up to 3733Mbps, 2Gbx16

## 2. General Description

LT8668SX can be configured to work under HDMI2.0 standard with maximum 6Gbps data rate.

LT8668SX also can be configured to work under DP1.2a with up to 5.4Gbps data rate.

For LVDS output, LT8668SX can be configured as single, dual or quad-port LVDS with 1 high-speed clock lane, and 3~5 high-speed data lanes, operating at maximum 1.2Gbps per lane, which can support a total bandwidth of up to 24Gbps. LT8668SX supports flexible video data mapping path for 2D and side by side 3D applications.

For MIPI output, LT8668SX features configurable single-port or dual-port or quad-port MIPI@DSI/CSI with 1 high-speed clock lane and 1~4 high-speed data lanes operating at maximum 2.5Gbps per lane with D-PHY, which can support a total bandwidth of up to 40Gbps for four port. Also support 5.7Gbps per lane with C-PHY, which can support a total bandwidth of up to 68.4Gbps for four port.

For eDP1.4 output, it consists of 8 data lanes, supporting RBR (1.62Gbps), HBR (2.7Gbps) and HBR2 (5.4Gbps) link speeds. The build-in optional SSC function reduces EMI effect on EMI-concerned system application.

For eDPx output, it consists of 8 data lanes, with operating at maximum 3Gbps per lane, can support 4K@60Hz.

For video process, LPDDR controller is built-in and bandwidth up to 3733Mbps, support 2Gb x16 SDRAM organization.

Two digital audio output interfaces are available I2S and SPDIF. The I2S interface supports 8-ch LPCM and the SPDIF interface supports 2-ch LPCM or compressed audio, both at maximum 192 KHz sample rate.

The device is capable of automatic operation which is enabled by an integrated microprocessor that uses an embedded SPI flash for firmware storage. System control is also available through the configuration I2C slave interface.

LT8668SX is fabricated in advanced CMOS process

and implemented in 12mmx12mm BGA288 package.

### 3. Applications

- Display System on Motherboard, Monitor
- Display System for PCs and embedded applications Display





Figure 3.1 Application Diagram

### 4. Ordering Information

Table 4.1 Ordering Information

Product Name	Part Number	Product Status	Package	Bonding Wire	Grade	Operating Temperature Range	Stack Die Option	Packing Method	MPQ
LT8668SX	LT8668SX_U2B03AED	Preview	BGA288 (12*12)	Au	E	TBD	D	Tray	1890pcs
	LT8668SX_U2B05AED								



Note: No spaces in the P/N name.

Figure 4.1 Part Number Naming Rules

Copyright © 2021 Lontium Semiconductor Corporation, All rights reserved.

### **Lontium Semiconductor Proprietary & Confidential**

This document and the information it contains belong to Lontium Semiconductor. Any review, use, dissemination, distribution or copying of this document or its information outside the scope of a signed agreement with Lontium is strictly prohibited.

LONTIUM DISCLAIMS ALL WARRANTIES, EXPRESSED OR IMPLIED, INCLUDING THOSE OF NONINFRINGEMENT, MERCHANTABILITY, TITLE AND FITNESS FOR A PARTICULAR PURPOSE. CUSTOMERS EXPRESSLY ASSUME THEIR OWN RISK IN RELYING ON THIS DOCUMENT.

LONTIUM PRODUCTS ARE NOT DESIGNED OR INTENDED FOR USE IN LIFE SUPPORT APPLIANCES, DEVICES OR SYSTEMS WHERE A MALFUNCTION OF A LONTIUM DEVICE COULD RESULT IN A PERSONAL INJURY OR LOSS OF LIFE.

Lontium assumes no responsibility for any errors in this document, and makes no commitment to update the information contained herein. Lontium reserves the right to change or discontinue this document and the products it describes at any time, without notice. Other than as set forth in a separate, signed, written agreement, Lontium grants the user of this document no right, title or interest in the document, the information it contains or the intellectual property in embodies.

### **Trademarks**

Lontium™ 龙迅™ and ClearEdge™ is a registered trademark of Lontium Semiconductor. All other brand names, product names, trademarks, and registered trademarks contained herein are the property of their respective owners.

Visit our corporate web page at: [www.lontiumsemi.com](http://www.lontiumsemi.com)

Technical support: [support@lontium.com](mailto:support@lontium.com)

Sales: [sales@lontium.com](mailto:sales@lontium.com)